

0			6
		Example: LAMEbu	us timer device registers
	~.		
Offset	Size	Туре	Description
0	4	status	current time (seconds)
4	4	status	current time (nanoseconds)
8	4	command	restart-on-expiry (auto-restart countdown?)
12	4	status and command	interrupt (reading clears)
16	4	status and command	countdown time (microseconds)
20	4	command	speaker (causes beeps)

Sys/161 uses memory-mapping. Each device's registers are mapped into the *physical address space* of the MIPS processor.

CS350


<b>Example:</b>	LAMEbus	disk	controller
-----------------	---------	------	------------

Offset	Size	Туре	Description
0	4	status	number of sectors
4	4	status and command	status
8	4	command	sector number
12	4	status	rotational speed (RPM)
32768	512	data	transfer buffer

CS350

Operating Systems

Winter 2014



I/O

## **Device Control Example: Controlling the Timer**

```
/* Registers (offsets within the device slot) */
#define LT_REG_SEC
                     0 /* time of day: seconds */
#define LT_REG_NSEC 4 /* time of day: nanoseconds */
#define LT_REG_ROE
                     8 /* Restart On countdown-timer Expiry flag
#define LT_REG_IRQ 12 /* Interrupt status register */
#define LT_REG_COUNT 16 /* Time for countdown timer (usec) */
#define LT_REG_SPKR 20 /* Beep control */
/* Get the number of seconds from the lamebus timer */
/* lt->lt_buspos is the slot number of the target device */
secs = bus_read_register(lt->lt_bus, lt->lt_buspos,
    LT_REG_SEC);
/* Get the timer to beep. Doesn't matter what value is sent */
bus_write_register(lt->lt_bus, lt->lt_buspos,
    LT_REG_SPKR, 440);
CS350
                           Operating Systems
                                                         Winter 2014
```

```
I/O
                                                          10
            Device Control Example: Address Calculations
/* LAMEbus mapping size per slot */
#define LB_SLOT_SIZE
                               65536
#define MIPS_KSEG1
                    0xa0000000
#define LB_BASEADDR
                      (MIPS_KSEG1 + 0x1fe00000)
/* Compute the virtual address of the specified offset */
/* into the specified device slot */
void *
lamebus_map_area(struct lamebus_softc *bus, int slot,
                 u_int32_t offset)
{
    u_int32_t address;
    (void)bus;
                // not needed
    assert(slot>=0 && slot<LB_NSLOTS);</pre>
    address = LB_BASEADDR + slot*LB_SLOT_SIZE + offset;
    return (void *)address;
ł
```

CS350

I/O


CS350


## **Device Control Example: Commanding the Device**


```
/* FROM: kern/arch/mips/mips/lamebus_mips.c */
/* Read 32-bit register from a LAMEbus device. */
u_int32_t
lamebus_read_register(struct lamebus_softc *bus,
    int slot, u_int32_t offset)
{
    u_int32_t *ptr = lamebus_map_area(bus, slot, offset);
    return *ptr;
}
/* Write a 32-bit register of a LAMEbus device. */
void
lamebus write register(struct lamebus softc *bus,
    int slot, u_int32_t offset, u_int32_t val)
{
    u_int32_t *ptr = lamebus_map_area(bus, slot, offset);
    *ptr = val;
}
CS350
                         Operating Systems
                                                     Winter 2014
```


```
I/O
                                                                                 12
                              Device Data Transfer
  • Sometimes, a device operation will involve a large chunk of data - much larger
    than can be moved with a single instruction. Example: reading a block of data
    from a disk.
  • Devices may have data buffers for such data - but how to get the data between
    the device and memory?
  • If the data buffer is memory-mapped, the kernel can move the data iteratively,
    one word at a time. This is called program-controlled I/O.
  • Program controlled I/O is simple, but it means that the CPU is busy executing
    kernel code while the data is being transferred.
  • The alternative is called Direct Memory Access (DMA). During a DMA data
    transfer, the CPU is not busy and is free to do something else, e.g., run an
    application.
    Sys/161 LAMEbus devices do program-controlled I/O.
```


Operating Systems














## **Rotational Latency and Transfer Time**

- rotational latency depends on the rotational speed of the disk
- if the disk spins at  $\omega$  rotations per second:

$$0 \le t_{rot} \le \frac{1}{\omega}$$

• expected rotational latency:

$$\bar{t}_{rot} = \frac{1}{2\omega}$$


- transfer time depends on the rotational speed and on the amount of data transferred
- if k sectors are to be transferred and there are T sectors per track:

$$t_{transfer} = \frac{k}{T\omega}$$

CS350

**Operating Systems** 

Winter 2014



Performance Implications of Disk Characteristics					
e	rs to/from a disk device are <i>more efficient</i> that me) per byte is smaller for larger transfers. (				
• sequential I/C	) is faster than non-sequential I/O				
– sequentia	I/O operations eliminate the need for (most	) seeks			
	other techniques, like <i>track buffering</i> , to redu I/O even more	uce the cost of			
CS350	Operating Systems	Winter 2014			

